… Western Digital: Four-Bits-per-Cell Architecture for 3D NAND Development
1.33Tb in single chip, developed with Toshiba Memory Cop.
This is a Press Release edited by StorageNewsletter.com on July 24, 2018 at 2:23 pmWestern Digital Corp. (WDC) announced development of its second-generation, four-bits-per-cell architecture for 3D NAND.
Implemented for the company’s 96-layer BiCS4 device, the QLC technology delivers the industry’s highest 3D NAND storage capacity of 1.33Tb in a single chip.
BiCS4 was developed at the joint venture flash manufacturing facility in Yokkaichi, Japan with partner Toshiba Memory Corporation.
It is sampling now and volume shipments are expected to commence this calendar year beginning with consumer products marketed under the SanDisk brand. The company expects to deploy BiCS4 in a variety of applications from retail to enterprise SSDs.
“Leveraging Western Digital’s silicon processing, device engineering and system integration capabilities, the QLC technology allows 16 distinct levels to be sensed and utilized for storing data,” said Dr. Siva Sivaram, EVP, silicon technology and manufacturing, Western Digital. “BiCS4 QLC is our second generation four-bits-per-cell device, and it builds on the learnings from our QLC implementation in 64-layer BiCS3. With the best intrinsic cost structure of any NAND product, BiCS4 underscores our strengths in developing flash innovations that allow our customers’ data to thrive across retail, mobile, embedded, client and enterprise environments. We expect the four-bits-per-cell technology will find mainstream use in all these applications.“
Read also:
Samples of UFS 64-Layer 3D BiCS 3D Flash Memory From Toshiba
32, 64, 128, and 256GB, 900MB/s and 180MB/s sequential RW for 64GB
2017.12.08 | Press Release
Flash Memoy Summit: Prototype of BiCS Flash 3D With 3-Bit-Per-Cell Technology by Toshiba Memory
512MB and 1TB NAND Dual x8 BGA-152, utilizing Through Silicon Via technology
2017.07.21 | Press Release
Toshiba: QLC BiCS Flash 3D Memory With 4-Bit-Per-Cell …
Achieves capacity of 1.5TB in single package.
2017.07.04 | Press Release
… And Prototype of 96-Layer BiCS Flash 3D With TLC …
Scheduled for release in second half of 2017 and mass production is targeted for 2018.
2017.07.04 | Press Release
… And 96-Layer 3D NAND From Western Digital
Developed jointly with Toshiba
2017.07.04 | Press Release