Cadence PCIe 5.0 Spec Compliance for PHY and Controller IP in TSMC Advanced Technologies

Tested to their full potential and complied with speed of 32GT/s for PCIe 5.0, and passed certification tests from PCI-SIG.

This is a Press Release edited by StorageNewsletter.com on July 1, 2022 at 2:01 pm

Cadence Design Systems, Inc. announced that its PHY and Controller IP for the PCIe 5.0 spec in the TSMC N7, N6 and N5 process technologies have passed certification tests from PCI-SIG at the industry’s first event for PCIe 5.0 spec compliance held in...

To get one-year unlimited access to all the News 50,000+ original articles, market reports, company's profiles, press releases, etc. on the worldwide storage industry published by StorageNewsletter.com since November 2007.

One year subscription for €99

If you have already subscribed, please enter your credentials below:

Read also :

Cadence Design IP Supporting PCIe 6.0 Spec on TSMC N5 Process
Consists of performance DSP-based PHY and feature companion controller to deliver optimized performance and throughput for next-gen applications in hyperscale computing and 5G communications, including networking, emerging memory and storage.
October 27, 2021 | Press Release

With all the daily news on the worldwide storage industry, StorageNewsletter is updated every day at 9AM in Chicago.