Ovonyx Memory Technology Assigned Patent

Ovonyx Memory Technology, LLC, Alexandria, VA, has been assigned a patent (11763885) developed by Liu; Jun, Boise, ID, for a “variable resistance memory with lattice array using enclosing transistors.“

The abstract of the patent published by the U.S. Patent and Trademark Office states: “A variable resistance memory array, programming a variable resistance memory element and methods of forming the array. A variable resistance memory array is formed with a plurality of word line transistors surrounding each phase change memory element. To program a selected variable resistance memory element, all of the bitlines are grounded or biased at the same voltage. A top electrode select line that is in contact with the selected variable resistance memory element is selected. The word line having the word line transistors surrounding the selected variable resistance memory element are turned on to supply programming current to the element. Current flows from the selected top electrode select line through the variable resistance memory element into the common source/drain region of the surrounding word line transistors, across the transistors to the nearest bitline contacts. The word lines are patterned in various lattice configurations.”

The patent application was filed on 2021-06-15 (17/348194).