What are you looking for ?

R&D: Applying Multiple Level Cell to Non-Volatile FPGAs

Compared to SRAM-based FPGAs, proposed architecture with proposed CAD flow can reduce area, critical path delay and leakage power by 31%, 10%, and 95%, respectively.

ACM Transactions on Embedded Computing Systems has published an article written by Ke Liu, Mengying Zhao, Lei Ju, School of Computer Science and Technology, Shandong University, China, Zhiping Jia, School of Computer Science and Technology, Shandong ...

To get one-year unlimited access to all the News 50,000+ original articles, market reports, company's profiles, press releases, etc. on the worldwide storage industry published by StorageNewsletter.com since November 2007.

One year subscription for €99

If you have already subscribed, please enter your credentials below: