What are you looking for ?
Advertise with us
RAIDON

Avago/Broadcom Assigned Ten Patents

Multi-head coefficient based scaling, multi-node cache coherency with I/O virtualization, write redirection in RAID systems, RAID systems, performing embedded full-stripe write operations to data volume with data elements distributed across multiple modules, SAS topology pathway analysis, safe and efficient dirty data flush for dynamic logical capacity based cache in storage systems, host-based device drivers for enhancing operations in RAID systems, side-track aided data recovery, scaling performance for RAID controllers by predictively caching data for host write requests

Multi-head coefficient based scaling
Avago Technologies General IP, (Singapore) Pte. Ltd., Singapore, has been assigned a patent (9,542,972) developed by Nayak, Aravind Ratnakar, Allentown, PA, Lu, Lu, San Jose, CA, Rauschmayer, Richard, Longmont, CO, and Xia, Haitao, San Jose, CA, for a “systems and methods for multi-head coefficient based scaling.

The abstract of the patent published by the U.S. Patent and Trademark Office states: “Systems and method are disclosed relating generally to data processing, and more particularly to systems and methods for utilizing multiple data streams for data recovery from a storage device. One example of the system includes a first equalizer circuit, a second equalizer circuit, a summation circuit, a first multiplication circuit, a second multiplication circuit, and a scalar calculation circuit that is capable of calculating a scalar based upon coefficients that are also provided as inputs to the first equalizer and second equalizer.

The patent application was filed on November 12, 2015 (14/938,892).

Multi-node cache coherency with input output virtualization
Avago Technologies General IP, (Singapore) Pte. Ltd., Singapore, has been assigned a patent (9,542,320) developed by Bert, Luca, Norcross, GA, Samanta, Sumanesh, Bangalore, India, and Wong, Philip K., Austin, TX, for a “multi-node cache coherency with input output virtualization.

The abstract of the patent published by the U.S. Patent and Trademark Office states: “Systems and methods maintain cache coherency between storage controllers using input/output virtualization. In one embodiment, a primary storage controller receives write commands over a virtualized interface, stores the write commands in cache memory, tracks a status of the write commands processed from the cache memory, and stores the status in a portion of the cache memory. A backup storage controller includes a backup cache that receives replications of the write commands via direct memory access operations, and stores the replications of the write commands. The primary storage controller makes the status available to a host system. In response to a failure of the primary storage controller, the backup storage synchronizes with the status from the host system, and resumes I/O operations for the logical volume.

The patent application was filed on January 12, 2015 (14/594,326).

Write redirection in redundant array of independent disks systems
Avago Technologies General IP, (Singapore) Pte. Ltd., Singapore, has been assigned a patent (9,542,272) developed by Krishnamurthy, Naveen, and Veerla, Sridhar Rao, Bangalore, India, for a “write redirection in redundant array of independent disks systems.

The abstract of the patent published by the U.S. Patent and Trademark Office states: “Methods and structure for redirecting writes in Redundant Array of Independent Disks, (RAID) systems are provided. One exemplary embodiment is a RAID controller that includes a memory and a control unit. The memory is able to store mapping information that correlates Logical Block Addresses of a RAID volume with physical addresses of storage devices. The control unit is able to generate a request to write volume data to at least one of the physical addresses, to determine that a storage device has failed to complete the request, to alter the mapping information by correlating Logical Block Addresses for the request with physical addresses of a spare storage device, to redirect the request to the spare storage device, and to rebuild remaining Logical Block Addresses that are correlated with the storage device that failed.

The patent application was filed on March 24, 2014 (14/223,488).

Redundant array of independent disks systems
Avago Technologies General IP, (Singapore) Pte. Ltd., Singapore, has been assigned a patent (9,542,126) developed by Moon, David, Boulder, CO, Jain, Anuj K., Duluth, GA, Smith, Gerald E., Niwot, CO, Krishnamurthy, Naveen, Bangalore, India, and Mukherjee, Subhankar, Suwanee, GA, for a “redundant array of independent disks systems that utilize spans with different storage device counts for a logical volume.

The abstract of the patent published by the U.S. Patent and Trademark Office states: “Methods and structure are provided for defining span sizes for Redundant Array of Independent Disks, (RAID) systems. One embodiment is a RAID controller that includes a control system and a span manager. The control system is able to identify storage devices coupled with the controller and is able to receive input requesting the creation of a RAID logical volume. The span manager is able to define multiple RAID spans to implement the volume, each span comprising one or more of the coupled storage devices, at least one of the spans including a different number of drives than at least one other span.

The patent application was filed on April 22, 2013 (13/867,324).

Performing embedded full-stripe write operations to data volume
with data elements distributed across multiple modules
Avago Technologies General IP, (Singapore) Pte. Ltd., Singapore, has been assigned a patent (9,542,101) developed by Simionescu, Horia, Foster City, CA, Baderdinni, Anant, Lawrenceville, GA, and Bert, Luca, Cumming, GA, for a “system and methods for performing embedded full-stripe write operations to a data volume with data elements distributed across multiple modules.

The abstract of the patent published by the U.S. Patent and Trademark Office states: “A data storage system and methods for managing data to be transferred between a host and a data volume distributed across solid state storage modules are disclosed. A storage controller couples the host to the data volume and manages data transfers to and from the logical volume. The storage controller receives a set of parameters that define how an array of blocks and chunks of buffered data will be distributed across solid state storage modules. The storage controller receives and buffers data to be stored and transfers the same when the capacity of the buffered data will fill a set of arranged stripes in the defined array in a single write operation.

The patent application was filed on September 22, 2013 (14/033,474).

SAS topology pathway analysis
Avago Technologies General IP, (Singapore) Pte. Ltd., Singapore, has been assigned a patent (9,531,807) developed by Parry, Owen N., Wang, Minjen, and Besmer, Brad, Colorado Springs, CO, for a “SAS topology pathway analysis.

The abstract of the patent published by the U.S. Patent and Trademark Office states: “Methods and systems for configuring network storage are presented. A method for configuring network storage may include: detecting one more connection rates associated with one or more input PHYs associated with one or more parent devices, detecting a number of input connections associated with one or more PHYs associated with one or more parent devices, setting one or more connection rates associated with one or more input PHYs associated with one or more child devices according to the one or more connection rates associated with the one or more input PHYs associated with the one or more parent devices, and setting a number of input connections associated with one or more PHYs associated with one or more child devices according to a number of input connections associated with one or more PHYs associated with one or more parent devices.

The patent application was filed on April 30, 2009 (12/387,275).

Safe and efficient dirty data flush for dynamic logical capacity
based cache in storage systems
Avago Technologies General IP, (Singapore) Pte. Ltd., Singapore, has been assigned a patent (9,524,201) developed by Samanta, Sumanesh, Sethuramachar, Srikanth Krishnamurthy, and Venkatachalam, Ramkumar, Bangalore, India, for a “safe and efficient dirty data flush for dynamic logical capacity based cache in storage systems.

The abstract of the patent published by the U.S. Patent and Trademark Office states: “Systems and methods to safely and efficiently handle dirty data flush are disclosed. More specifically, when a cache controller determines that one, (or more) storage device of a cache device is running out of space, that storage device is given priority to be flushed prior to the other storage devices that are not in such a critical condition. In addition, a cache bypass process can be conditionally enabled to save free physical spaces already running low on such critical cache storage devices.

The patent application was filed on August 22, 2014 (14/466,124).

Host-based device drivers for enhancing operations
in redundant array of independent disks systems
Avago Technologies General IP, (Singapore) Pte. Ltd., Singapore, has been assigned a patent (9,524,107) developed by Sheffield, Robert L, Boulder, CO, and Simionescu, Horia Cristian, Milpitas, CA, for a “host-based device drivers for enhancing operations in redundant array of independent disks systems.

The abstract of the patent published by the U.S. Patent and Trademark Office states: “Methods and structure for host-side device drivers for Redundant Array of Independent Disks, (RAID) systems. One system includes a processor and memory of a host, which implement a device driver. The device driver receives an Input/Output, I/O) request from an Operating System, (OS) of the host, translates Logical Block Addresses, (LBAs) from the received request into physical addresses at multiple storage devices, generates child I/O requests directed to the physical addresses based on the received request, and accesses an address lock system at a RAID controller to determine whether the physical addresses are accessible. If the physical addresses are accessible, the device driver reserves the physical addresses by updating the address lock system, and directs the child I/O requests to a hardware path at the RAID controller for handling single-strip I/O requests. If the physical addresses are not accessible, the device driver delays processing of the child I/O requests.

The patent application was filed on July 30, 2014 (14/447,389).

Side-track aided data recovery
Avago Technologies General IP, (Singapore) Pte. Ltd., Singapore, has been assigned a patent (9,472,237) developed by Yang, Yuqing, Shanghai, China, and Yang, Shaohua, San Jose, CA, for a “systems and methods for side-track aided data recovery.

The abstract of the patent published by the U.S. Patent and Trademark Office states: “Embodiments of the present inventions are related to systems and methods for data processing, and more particularly to systems and methods for reducing inter-track interference in relation to processing data retrieved from a storage medium.

The patent application was filed on April 27, 2015 (14/697,566).

Scaling performance for raid storage controllers
by predictively caching data for host write requests
Avago Technologies General IP, (Singapore) Pte. Ltd., Singapore, has been assigned a patent (9,471,229) developed by Velayudhan, Vinu, and Talamacki, Varadaraj S., Fremont, CA, for a “scaling performance for raid storage controllers by predictively caching data for host write requests.

The abstract of the patent published by the U.S. Patent and Trademark Office states: “Methods and structure for predictively caching data to service host write requests. One embodiment includes a Redundant Array of Independent Disks, (RAID) storage controller able to manage a RAID volume implemented on a plurality of storage devices. The storage controller includes a memory able to store a queue of write requests that are directed to the RAID volume, and an Input/Output, (I/O) processor. The I/O processor is able to detect a stream of write requests in the queue that are directed to a sequence of Logical Block Addresses, (LBAs) at the RAID volume, to predict, based on the stream, LBAs for new write requests, to cache data for the predicted LBAs from the storage devices to the storage controller, to receive the new write requests, and to utilize the cached data from the predicted LBAs to generate parity data for the new write requests.

The patent application was filed on December 15, 2014 (14/570,790).

Articles_bottom
ExaGrid
AIC
ATTOtarget="_blank"
OPEN-E